Skip to content
Snippets Groups Projects
Commit 67d3e6d3 authored by Sylvester Joosten's avatar Sylvester Joosten
Browse files

Attempt to fix default visibility

parent 9ed77bbb
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
compact/allsilicon_simplified.xml
+ 1
− 1
View file @ 67d3e6d3
...@@ -77,7 +77,7 @@ ...@@ -77,7 +77,7 @@
<rphi_layout phi_tilt="0.0" nphi="1" phi0="0.0" rc="VtxRadius1" dr="0.0*mm" /> <rphi_layout phi_tilt="0.0" nphi="1" phi0="0.0" rc="VtxRadius1" dr="0.0*mm" />
<z_layout dr="0.0*mm" z0="0" nz="1" /> <z_layout dr="0.0*mm" z0="0" nz="1" />
</layer> </layer>
<layer module="Module2" id="AllSiliconVtx_ID" vis="AnlGreen"> <layer module="Module2" id="2" vis="AnlGreen">
<barrel_envelope inner_r="VtxRadius2" outer_r="VtxRadius2 + VtxThickness" z_length="VtxLength" /> <barrel_envelope inner_r="VtxRadius2" outer_r="VtxRadius2 + VtxThickness" z_length="VtxLength" />
<rphi_layout phi_tilt="0.0" nphi="1" phi0="0.0" rc="VtxRadius2" dr="0.0*mm" /> <rphi_layout phi_tilt="0.0" nphi="1" phi0="0.0" rc="VtxRadius2" dr="0.0*mm" />
<z_layout dr="0.0*mm" z0="0" nz="1" /> <z_layout dr="0.0*mm" z0="0" nz="1" />
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment