Commit a480f53f authored by Whitney Armstrong's avatar Whitney Armstrong

Added a lot

parent 01e8f404
(kicad_pcb (version 4) (host kicad "dummy file") )
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
EESchema Schematic File Version 2
EELAYER 25 0
EELAYER END
$EndSCHEMATC
(kicad_pcb (version 20171130) (host pcbnew 5.1.4-e60b266~84~ubuntu18.04.1)
(general
(thickness 1.6)
(drawings 0)
(tracks 8)
(zones 0)
(modules 1)
(nets 2)
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.25)
(trace_clearance 0.2)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.2)
(via_size 0.8)
(via_drill 0.4)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(edge_width 0.05)
(segment_width 0.2)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.12)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.051)
(solder_mask_min_width 0.25)
(aux_axis_origin 0 0)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x010fc_ffffffff)
(usegerberextensions false)
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 "Net-(J1-PadSH)")
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.25)
(via_dia 0.8)
(via_drill 0.4)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net "Net-(J1-PadSH)")
)
(module digikey-footprints:USB-C_Female_12401X (layer F.Cu) (tedit 5D28AD1E) (tstamp 5DA57365)
(at 128.5 67.2)
(descr https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/12401610E4%232A_Dwg.pdf)
(path /5DA5C9FC)
(attr smd)
(fp_text reference J1 (at 0 -2.31) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 12401832E402A (at 0 11.05) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 4.74 -1.26) (end 4.74 9.83) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.74 9.83) (end 4.74 9.83) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.74 -1.26) (end -4.74 9.83) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.74 -1.26) (end 4.74 -1.26) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 4.9) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 4.6 9.7) (end 4.6 9.2) (layer F.SilkS) (width 0.1))
(fp_line (start 4.6 9.7) (end 4.1 9.7) (layer F.SilkS) (width 0.1))
(fp_line (start -4.6 9.7) (end -4.6 9.2) (layer F.SilkS) (width 0.1))
(fp_line (start -4.6 9.7) (end -4.1 9.7) (layer F.SilkS) (width 0.1))
(fp_line (start -4.6 -1) (end -4.6 -0.5) (layer F.SilkS) (width 0.1))
(fp_line (start -4.6 -1) (end -4.1 -1) (layer F.SilkS) (width 0.1))
(fp_line (start 4.6 -1) (end 4.6 -0.5) (layer F.SilkS) (width 0.1))
(fp_line (start 4.6 -1) (end 4.1 -1) (layer F.SilkS) (width 0.1))
(fp_line (start -4.49 9.59) (end 4.49 9.59) (layer F.Fab) (width 0.1))
(fp_line (start 4.49 -0.91) (end 4.49 9.59) (layer F.Fab) (width 0.1))
(fp_line (start -4.49 -0.91) (end -4.49 9.59) (layer F.Fab) (width 0.1))
(fp_line (start -4.49 -0.91) (end 4.49 -0.91) (layer F.Fab) (width 0.1))
(pad SH thru_hole oval (at -4.49 7.2) (size 0.8 1.4) (drill oval 0.5 1.1) (layers *.Cu *.Mask)
(net 1 "Net-(J1-PadSH)"))
(pad A1 smd rect (at -2.75 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A2 smd rect (at -2.25 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A3 smd rect (at -1.75 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A4 smd rect (at -1.25 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A5 smd rect (at -0.75 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A6 smd rect (at -0.25 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A7 smd rect (at 0.25 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A8 smd rect (at 0.75 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A9 smd rect (at 1.25 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A10 smd rect (at 1.75 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A11 smd rect (at 2.25 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad A12 smd rect (at 2.75 -0.66) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B1 smd rect (at 2.5 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B2 smd rect (at 2 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B3 smd rect (at 1.5 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B4 smd rect (at 1 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B5 smd rect (at 0.5 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B6 smd rect (at 0 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B7 smd rect (at -0.5 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B8 smd rect (at -1 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B9 smd rect (at -1.5 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B10 smd rect (at -2 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B11 smd rect (at -2.5 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad B12 smd rect (at -3 1.04) (size 0.3 0.7) (layers F.Cu F.Paste F.Mask))
(pad "" np_thru_hole circle (at -3.6 0) (size 0.65 0.65) (drill 0.65) (layers *.Cu *.Mask))
(pad "" np_thru_hole oval (at 3.6 0) (size 0.95 0.65) (drill oval 0.95 0.65) (layers *.Cu *.Mask))
(pad SH thru_hole oval (at -4.13 1.25) (size 0.8 1.4) (drill oval 0.5 1.1) (layers *.Cu *.Mask)
(net 1 "Net-(J1-PadSH)"))
(pad SH thru_hole oval (at 4.13 1.25) (size 0.8 1.4) (drill oval 0.5 1.1) (layers *.Cu *.Mask)
(net 1 "Net-(J1-PadSH)"))
(pad SH thru_hole oval (at 4.49 7.2) (size 0.8 1.4) (drill oval 0.5 1.1) (layers *.Cu *.Mask)
(net 1 "Net-(J1-PadSH)"))
)
(segment (start 131.25 65.94) (end 131.2 65.89) (width 0.25) (layer F.Cu) (net 0))
(segment (start 131.25 66.54) (end 131.25 65.94) (width 0.25) (layer F.Cu) (net 0))
(segment (start 131.2 65.89) (end 131.2 64) (width 0.25) (layer F.Cu) (net 0))
(segment (start 131.2 64) (end 131 64.2) (width 0.25) (layer F.Cu) (net 0))
(segment (start 131 64.2) (end 126.1 64.2) (width 0.25) (layer F.Cu) (net 0))
(segment (start 126.1 64.2) (end 125.7 64.6) (width 0.25) (layer F.Cu) (net 0))
(segment (start 125.75 64.65) (end 125.75 66.54) (width 0.25) (layer F.Cu) (net 0))
(segment (start 125.7 64.6) (end 125.75 64.65) (width 0.25) (layer F.Cu) (net 0))
)
(export (version D)
(design
(source /home/whit/projects/cad/kicad_designs/USB-C_breakout/USB-C_coax_breakout/USB-C_coax_breakout.sch)
(date "Mon 14 Oct 2019 09:27:08 PM CDT")
(tool "Eeschema 5.1.4-e60b266~84~ubuntu18.04.1")
(sheet (number 1) (name /) (tstamps /)
(title_block
(title)
(company)
(rev)
(date)
(source USB-C_coax_breakout.sch)
(comment (number 1) (value ""))
(comment (number 2) (value ""))
(comment (number 3) (value ""))
(comment (number 4) (value "")))))
(components
(comp (ref J1)
(value 12401832E402A)
(footprint digikey-footprints:USB-C_Female_12401X)
(datasheet https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/12401832E402A_Dwg_RevX1_04-25-17.pdf)
(fields
(field (name Category) "Connectors, Interconnects")
(field (name DK_Datasheet_Link) https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/12401832E402A_Dwg_RevX1_04-25-17.pdf)
(field (name DK_Detail_Page) /product-detail/en/amphenol-icc-commercial-products/12401832E402A/12401832E402ACT-ND/6965182)
(field (name Description) "CONN RCP USB3.1 TYPEC 24P SMD RA")
(field (name Digi-Key_PN) 12401832E402ACT-ND)
(field (name Family) "USB, DVI, HDMI Connectors")
(field (name MPN) 12401832E402A)
(field (name Manufacturer) "Amphenol ICC (Commercial Products)")
(field (name Status) Active))
(libsource (lib dk_USB-DVI-HDMI-Connectors) (part 12401832E402A) (description "CONN RCP USB3.1 TYPEC 24P SMD RA"))
(sheetpath (names /) (tstamps /))
(tstamp 5DA5C9FC)))
(libparts
(libpart (lib dk_USB-DVI-HDMI-Connectors) (part 12401832E402A)
(description "CONN RCP USB3.1 TYPEC 24P SMD RA")
(docs https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/12401832E402A_Dwg_RevX1_04-25-17.pdf)
(fields
(field (name Reference) J)
(field (name Value) 12401832E402A)
(field (name Footprint) digikey-footprints:USB-C_Female_12401X)
(field (name Datasheet) https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/12401832E402A_Dwg_RevX1_04-25-17.pdf)
(field (name Digi-Key_PN) 12401832E402ACT-ND)
(field (name MPN) 12401832E402A)
(field (name Category) "Connectors, Interconnects")
(field (name Family) "USB, DVI, HDMI Connectors")
(field (name DK_Datasheet_Link) https://media.digikey.com/pdf/Data%20Sheets/Amphenol%20PDFs/12401832E402A_Dwg_RevX1_04-25-17.pdf)
(field (name DK_Detail_Page) /product-detail/en/amphenol-icc-commercial-products/12401832E402A/12401832E402ACT-ND/6965182)
(field (name Description) "CONN RCP USB3.1 TYPEC 24P SMD RA")
(field (name Manufacturer) "Amphenol ICC (Commercial Products)")
(field (name Status) Active))
(pins
(pin (num A1) (name ~) (type passive))
(pin (num A2) (name ~) (type passive))
(pin (num A3) (name ~) (type passive))
(pin (num A4) (name ~) (type passive))
(pin (num A5) (name ~) (type passive))
(pin (num A6) (name ~) (type passive))
(pin (num A7) (name ~) (type passive))
(pin (num A8) (name ~) (type passive))
(pin (num A9) (name ~) (type passive))
(pin (num A10) (name ~) (type passive))
(pin (num A11) (name ~) (type passive))
(pin (num A12) (name ~) (type passive))
(pin (num B1) (name ~) (type passive))
(pin (num B2) (name ~) (type passive))
(pin (num B3) (name ~) (type passive))
(pin (num B4) (name ~) (type passive))
(pin (num B5) (name ~) (type passive))
(pin (num B6) (name ~) (type passive))
(pin (num B7) (name ~) (type passive))
(pin (num B8) (name ~) (type passive))
(pin (num B9) (name ~) (type passive))
(pin (num B10) (name ~) (type passive))
(pin (num B11) (name ~) (type passive))
(pin (num B12) (name ~) (type passive))
(pin (num SH) (name ~) (type input)))))
(libraries
(library (logical dk_USB-DVI-HDMI-Connectors)
(uri /home/whit/projects/cad/kicad_libs/digikey-kicad-library/digikey-symbols/dk_USB-DVI-HDMI-Connectors.lib)))
(nets
(net (code 1) (name "Net-(J1-PadB1)")
(node (ref J1) (pin B1)))
(net (code 2) (name "Net-(J1-PadSH)")
(node (ref J1) (pin SH)))
(net (code 3) (name "Net-(J1-PadB9)")
(node (ref J1) (pin B9)))
(net (code 4) (name "Net-(J1-PadB8)")
(node (ref J1) (pin B8)))
(net (code 5) (name "Net-(J1-PadB7)")
(node (ref J1) (pin B7)))
(net (code 6) (name "Net-(J1-PadB6)")
(node (ref J1) (pin B6)))
(net (code 7) (name "Net-(J1-PadB5)")
(node (ref J1) (pin B5)))
(net (code 8) (name "Net-(J1-PadB4)")
(node (ref J1) (pin B4)))
(net (code 9) (name "Net-(J1-PadB3)")
(node (ref J1) (pin B3)))
(net (code 10) (name "Net-(J1-PadB2)")
(node (ref J1) (pin B2)))
(net (code 11) (name "Net-(J1-PadB12)")
(node (ref J1) (pin B12)))
(net (code 12) (name "Net-(J1-PadB11)")
(node (ref J1) (pin B11)))
(net (code 13) (name "Net-(J1-PadB10)")
(node (ref J1) (pin B10)))
(net (code 14) (name "Net-(J1-PadA1)")
(node (ref J1) (pin A1)))
(net (code 15) (name "Net-(J1-PadA9)")
(node (ref J1) (pin A9)))
(net (code 16) (name "Net-(J1-PadA8)")
(node (ref J1) (pin A8)))
(net (code 17) (name "Net-(J1-PadA7)")
(node (ref J1) (pin A7)))
(net (code 18) (name "Net-(J1-PadA6)")
(node (ref J1) (pin A6)))
(net (code 19) (name "Net-(J1-PadA5)")
(node (ref J1) (pin A5)))
(net (code 20) (name "Net-(J1-PadA4)")
(node (ref J1) (pin A4)))
(net (code 21) (name "Net-(J1-PadA3)")
(node (ref J1) (pin A3)))
(net (code 22) (name "Net-(J1-PadA2)")
(node (ref J1) (pin A2)))
(net (code 23) (name "Net-(J1-PadA12)")
(node (ref J1) (pin A12)))
(net (code 24) (name "Net-(J1-PadA11)")
(node (ref J1) (pin A11)))
(net (code 25) (name "Net-(J1-PadA10)")
(node (ref J1) (pin A10)))))
\ No newline at end of file
update=Mon 14 Oct 2019 09:46:49 PM CDT
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=USB-C_coax_breakout.net
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.25
ViaDiameter1=0.8
ViaDrill1=0.4
dPairWidth1=0.2
dPairGap1=0.25
dPairViaGap1=0.25
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=1
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.2
TrackWidth=0.25
ViaDiameter=0.8
ViaDrill=0.4
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""